<?xml version='1.0' encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html lang="en" xml:lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <link href="cpip.css" rel="stylesheet" type="text/css" />
    <title>File: /Users/paulross/dev/linux/linux-3.13/arch/x86/include/asm/mpspec_def.h</title>
  </head>
  <body>
    <h1>File: /Users/paulross/dev/linux/linux-3.13/arch/x86/include/asm/mpspec_def.h</h1>
    <p>Green shading in the line number column
means the source is part of the translation unit, red means it is conditionally excluded.
Highlighted line numbers link to the translation unit page. Highlighted macros link to
the macro page.</p>
    <pre><a name="1" /><span class="True">       1:</span> <span class="f">#</span><span class="n">ifndef</span> <a href="cpu.c_macros_noref.html#_X0FTTV9YODZfTVBTUEVDX0RFRl9IXzA_"><span class="b">_ASM_X86_MPSPEC_DEF_H</span></a>
<a name="2" /><span class="True">       2:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_X0FTTV9YODZfTVBTUEVDX0RFRl9IXzA_"><span class="b">_ASM_X86_MPSPEC_DEF_H</span></a>
<a name="3" /><span class="True">       3:</span> 
<a name="4" /><span class="True">       4:</span> <span class="k">/*</span>
<a name="5" /><span class="True">       5:</span> <span class="k"> * Structure definitions for SMP machines following the</span>
<a name="6" /><span class="True">       6:</span> <span class="k"> * Intel Multiprocessing Specification 1.1 and 1.4.</span>
<a name="7" /><span class="True">       7:</span> <span class="k"> */</span>
<a name="8" /><span class="True">       8:</span> 
<a name="9" /><span class="True">       9:</span> <span class="k">/*</span>
<a name="10" /><span class="True">      10:</span> <span class="k"> * This tag identifies where the SMP configuration</span>
<a name="11" /><span class="True">      11:</span> <span class="k"> * information is.</span>
<a name="12" /><span class="True">      12:</span> <span class="k"> */</span>
<a name="13" /><span class="True">      13:</span> 
<a name="14" /><span class="True">      14:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_U01QX01BR0lDX0lERU5UXzA_"><span class="b">SMP_MAGIC_IDENT</span></a>    <span class="f">(</span><span class="f">(</span><span class="d">&apos;_&apos;</span><span class="f">&lt;&lt;</span><span class="c">24</span><span class="f">)</span> <span class="f">|</span> <span class="f">(</span><span class="d">&apos;P&apos;</span><span class="f">&lt;&lt;</span><span class="c">16</span><span class="f">)</span> <span class="f">|</span> <span class="f">(</span><span class="d">&apos;M&apos;</span><span class="f">&lt;&lt;</span><span class="c">8</span><span class="f">)</span> <span class="f">|</span> <span class="d">&apos;_&apos;</span><span class="f">)</span>
<a name="15" /><span class="True">      15:</span> 
<a name="16" /><span class="False">      16:</span> <span class="f">#</span><span class="n">ifdef</span> <span class="b">CONFIG_X86_32</span>
<a name="17" /><span class="False">      17:</span> <span class="f">#</span> <span class="n">define</span> <span class="b">MAX_MPC_ENTRY</span> <span class="c">1024</span>
<a name="18" /><span class="True">      18:</span> <span class="f">#</span><span class="n">endif</span>
<a name="19" /><span class="True">      19:</span> 
<a name="20" /><span class="True">      20:</span> <span class="k">/* Intel MP Floating Pointer Structure */</span>
<a name="21" /><span class="True">      21:</span> <span class="m">struct</span> <span class="b">mpf_intel</span> <span class="f">{</span>
<a name="22" /><span class="True">      22:</span>     <span class="m">char</span> <span class="b">signature</span><span class="f">[</span><span class="c">4</span><span class="f">]</span><span class="f">;</span>        <span class="k">/* &quot;_MP_&quot;            */</span>
<a name="23" /><span class="True">      23:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">physptr</span><span class="f">;</span>        <span class="k">/* Configuration table address    */</span>
<a name="24" /><span class="True">      24:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">length</span><span class="f">;</span>        <span class="k">/* Our length (paragraphs)    */</span>
<a name="25" /><span class="True">      25:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">specification</span><span class="f">;</span>    <span class="k">/* Specification version    */</span>
<a name="26" /><span class="True">      26:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">checksum</span><span class="f">;</span>        <span class="k">/* Checksum (makes sum 0)    */</span>
<a name="27" /><span class="True">      27:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">feature1</span><span class="f">;</span>        <span class="k">/* Standard or configuration ?    */</span>
<a name="28" /><span class="True">      28:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">feature2</span><span class="f">;</span>        <span class="k">/* Bit7 set for IMCR|PIC    */</span>
<a name="29" /><span class="True">      29:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">feature3</span><span class="f">;</span>        <span class="k">/* Unused (0)            */</span>
<a name="30" /><span class="True">      30:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">feature4</span><span class="f">;</span>        <span class="k">/* Unused (0)            */</span>
<a name="31" /><span class="True">      31:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">feature5</span><span class="f">;</span>        <span class="k">/* Unused (0)            */</span>
<a name="32" /><span class="True">      32:</span> <span class="f">}</span><span class="f">;</span>
<a name="33" /><span class="True">      33:</span> 
<a name="34" /><span class="True">      34:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBDX1NJR05BVFVSRV8w"><span class="b">MPC_SIGNATURE</span></a> <span class="e">&quot;PCMP&quot;</span>
<a name="35" /><span class="True">      35:</span> 
<a name="36" /><span class="True">      36:</span> <span class="m">struct</span> <span class="b">mpc_table</span> <span class="f">{</span>
<a name="37" /><span class="True">      37:</span>     <span class="m">char</span> <span class="b">signature</span><span class="f">[</span><span class="c">4</span><span class="f">]</span><span class="f">;</span>
<a name="38" /><span class="True">      38:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">length</span><span class="f">;</span>        <span class="k">/* Size of table */</span>
<a name="39" /><span class="True">      39:</span>     <span class="m">char</span> <span class="b">spec</span><span class="f">;</span>            <span class="k">/* 0x01 */</span>
<a name="40" /><span class="True">      40:</span>     <span class="m">char</span> <span class="b">checksum</span><span class="f">;</span>
<a name="41" /><span class="True">      41:</span>     <span class="m">char</span> <span class="b">oem</span><span class="f">[</span><span class="c">8</span><span class="f">]</span><span class="f">;</span>
<a name="42" /><span class="True">      42:</span>     <span class="m">char</span> <span class="b">productid</span><span class="f">[</span><span class="c">12</span><span class="f">]</span><span class="f">;</span>
<a name="43" /><span class="True">      43:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">oemptr</span><span class="f">;</span>        <span class="k">/* 0 if not present */</span>
<a name="44" /><span class="True">      44:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">oemsize</span><span class="f">;</span>        <span class="k">/* 0 if not present */</span>
<a name="45" /><span class="True">      45:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">oemcount</span><span class="f">;</span>
<a name="46" /><span class="True">      46:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">lapic</span><span class="f">;</span>        <span class="k">/* APIC address */</span>
<a name="47" /><span class="True">      47:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">reserved</span><span class="f">;</span>
<a name="48" /><span class="True">      48:</span> <span class="f">}</span><span class="f">;</span>
<a name="49" /><span class="True">      49:</span> 
<a name="50" /><span class="True">      50:</span> <span class="k">/* Followed by entries */</span>
<a name="51" /><span class="True">      51:</span> 
<a name="52" /><span class="True">      52:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfUFJPQ0VTU09SXzA_"><span class="b">MP_PROCESSOR</span></a>        <span class="c">0</span>
<a name="53" /><span class="True">      53:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfQlVTXzA_"><span class="b">MP_BUS</span></a>            <span class="c">1</span>
<a name="54" /><span class="True">      54:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfSU9BUElDXzA_"><span class="b">MP_IOAPIC</span></a>        <span class="c">2</span>
<a name="55" /><span class="True">      55:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfSU5UU1JDXzA_"><span class="b">MP_INTSRC</span></a>        <span class="c">3</span>
<a name="56" /><span class="True">      56:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfTElOVFNSQ18w"><span class="b">MP_LINTSRC</span></a>        <span class="c">4</span>
<a name="57" /><span class="True">      57:</span> <span class="k">/* Used by IBM NUMA-Q to describe node locality */</span>
<a name="58" /><span class="True">      58:</span> <span class="f">#</span><span class="n">define</span>    <a href="cpu.c_macros_noref.html#_TVBfVFJBTlNMQVRJT05fMA__"><span class="b">MP_TRANSLATION</span></a>        <span class="c">192</span>
<a name="59" /><span class="True">      59:</span> 
<a name="60" /><span class="True">      60:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_Q1BVX0VOQUJMRURfMA__"><span class="b">CPU_ENABLED</span></a>        <span class="c">1</span>    <span class="k">/* Processor is available */</span>
<a name="61" /><span class="True">      61:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_Q1BVX0JPT1RQUk9DRVNTT1JfMA__"><span class="b">CPU_BOOTPROCESSOR</span></a>    <span class="c">2</span>    <span class="k">/* Processor is the BP */</span>
<a name="62" /><span class="True">      62:</span> 
<a name="63" /><span class="True">      63:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_Q1BVX1NURVBQSU5HX01BU0tfMA__"><span class="b">CPU_STEPPING_MASK</span></a>    <span class="c">0x000F</span>
<a name="64" /><span class="True">      64:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_Q1BVX01PREVMX01BU0tfMA__"><span class="b">CPU_MODEL_MASK</span></a>        <span class="c">0x00F0</span>
<a name="65" /><span class="True">      65:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_Q1BVX0ZBTUlMWV9NQVNLXzA_"><span class="b">CPU_FAMILY_MASK</span></a>        <span class="c">0x0F00</span>
<a name="66" /><span class="True">      66:</span> 
<a name="67" /><span class="True">      67:</span> <span class="m">struct</span> <span class="b">mpc_cpu</span> <span class="f">{</span>
<a name="68" /><span class="True">      68:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">type</span><span class="f">;</span>
<a name="69" /><span class="True">      69:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">apicid</span><span class="f">;</span>        <span class="k">/* Local APIC number */</span>
<a name="70" /><span class="True">      70:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">apicver</span><span class="f">;</span>        <span class="k">/* Its versions */</span>
<a name="71" /><span class="True">      71:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">cpuflag</span><span class="f">;</span>
<a name="72" /><span class="True">      72:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">cpufeature</span><span class="f">;</span>
<a name="73" /><span class="True">      73:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">featureflag</span><span class="f">;</span>    <span class="k">/* CPUID feature value */</span>
<a name="74" /><span class="True">      74:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">reserved</span><span class="f">[</span><span class="c">2</span><span class="f">]</span><span class="f">;</span>
<a name="75" /><span class="True">      75:</span> <span class="f">}</span><span class="f">;</span>
<a name="76" /><span class="True">      76:</span> 
<a name="77" /><span class="True">      77:</span> <span class="m">struct</span> <span class="b">mpc_bus</span> <span class="f">{</span>
<a name="78" /><span class="True">      78:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">type</span><span class="f">;</span>
<a name="79" /><span class="True">      79:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">busid</span><span class="f">;</span>
<a name="80" /><span class="True">      80:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">bustype</span><span class="f">[</span><span class="c">6</span><span class="f">]</span><span class="f">;</span>
<a name="81" /><span class="True">      81:</span> <span class="f">}</span><span class="f">;</span>
<a name="82" /><span class="True">      82:</span> 
<a name="83" /><span class="True">      83:</span> <span class="k">/* List of Bus Type string values, Intel MP Spec. */</span>
<a name="84" /><span class="True">      84:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9FSVNBXzA_"><span class="b">BUSTYPE_EISA</span></a>    <span class="e">&quot;EISA&quot;</span>
<a name="85" /><span class="True">      85:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9JU0FfMA__"><span class="b">BUSTYPE_ISA</span></a>    <span class="e">&quot;ISA&quot;</span>
<a name="86" /><span class="True">      86:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9JTlRFUk5fMA__"><span class="b">BUSTYPE_INTERN</span></a>    <span class="e">&quot;INTERN&quot;</span>    <span class="k">/* Internal BUS */</span>
<a name="87" /><span class="True">      87:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9NQ0FfMA__"><span class="b">BUSTYPE_MCA</span></a>    <span class="e">&quot;MCA&quot;</span>        <span class="k">/* Obsolete */</span>
<a name="88" /><span class="True">      88:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9WTF8w"><span class="b">BUSTYPE_VL</span></a>    <span class="e">&quot;VL&quot;</span>        <span class="k">/* Local bus */</span>
<a name="89" /><span class="True">      89:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9QQ0lfMA__"><span class="b">BUSTYPE_PCI</span></a>    <span class="e">&quot;PCI&quot;</span>
<a name="90" /><span class="True">      90:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9QQ01DSUFfMA__"><span class="b">BUSTYPE_PCMCIA</span></a>    <span class="e">&quot;PCMCIA&quot;</span>
<a name="91" /><span class="True">      91:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9DQlVTXzA_"><span class="b">BUSTYPE_CBUS</span></a>    <span class="e">&quot;CBUS&quot;</span>
<a name="92" /><span class="True">      92:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9DQlVTSUlfMA__"><span class="b">BUSTYPE_CBUSII</span></a>    <span class="e">&quot;CBUSII&quot;</span>
<a name="93" /><span class="True">      93:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9GVVRVUkVfMA__"><span class="b">BUSTYPE_FUTURE</span></a>    <span class="e">&quot;FUTURE&quot;</span>
<a name="94" /><span class="True">      94:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9NQklfMA__"><span class="b">BUSTYPE_MBI</span></a>    <span class="e">&quot;MBI&quot;</span>
<a name="95" /><span class="True">      95:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9NQklJXzA_"><span class="b">BUSTYPE_MBII</span></a>    <span class="e">&quot;MBII&quot;</span>
<a name="96" /><span class="True">      96:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9NUElfMA__"><span class="b">BUSTYPE_MPI</span></a>    <span class="e">&quot;MPI&quot;</span>
<a name="97" /><span class="True">      97:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9NUFNBXzA_"><span class="b">BUSTYPE_MPSA</span></a>    <span class="e">&quot;MPSA&quot;</span>
<a name="98" /><span class="True">      98:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9OVUJVU18w"><span class="b">BUSTYPE_NUBUS</span></a>    <span class="e">&quot;NUBUS&quot;</span>
<a name="99" /><span class="True">      99:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9UQ18w"><span class="b">BUSTYPE_TC</span></a>    <span class="e">&quot;TC&quot;</span>
<a name="100" /><span class="True">     100:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9WTUVfMA__"><span class="b">BUSTYPE_VME</span></a>    <span class="e">&quot;VME&quot;</span>
<a name="101" /><span class="True">     101:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_QlVTVFlQRV9YUFJFU1NfMA__"><span class="b">BUSTYPE_XPRESS</span></a>    <span class="e">&quot;XPRESS&quot;</span>
<a name="102" /><span class="True">     102:</span> 
<a name="103" /><span class="True">     103:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBDX0FQSUNfVVNBQkxFXzA_"><span class="b">MPC_APIC_USABLE</span></a>        <span class="c">0x01</span>
<a name="104" /><span class="True">     104:</span> 
<a name="105" /><span class="True">     105:</span> <span class="m">struct</span> <span class="b">mpc_ioapic</span> <span class="f">{</span>
<a name="106" /><span class="True">     106:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">type</span><span class="f">;</span>
<a name="107" /><span class="True">     107:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">apicid</span><span class="f">;</span>
<a name="108" /><span class="True">     108:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">apicver</span><span class="f">;</span>
<a name="109" /><span class="True">     109:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">flags</span><span class="f">;</span>
<a name="110" /><span class="True">     110:</span>     <span class="m">unsigned</span> <span class="m">int</span> <span class="b">apicaddr</span><span class="f">;</span>
<a name="111" /><span class="True">     111:</span> <span class="f">}</span><span class="f">;</span>
<a name="112" /><span class="True">     112:</span> 
<a name="113" /><span class="True">     113:</span> <span class="m">struct</span> <span class="b">mpc_intsrc</span> <span class="f">{</span>
<a name="114" /><span class="True">     114:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">type</span><span class="f">;</span>
<a name="115" /><span class="True">     115:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">irqtype</span><span class="f">;</span>
<a name="116" /><span class="True">     116:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">irqflag</span><span class="f">;</span>
<a name="117" /><span class="True">     117:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">srcbus</span><span class="f">;</span>
<a name="118" /><span class="True">     118:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">srcbusirq</span><span class="f">;</span>
<a name="119" /><span class="True">     119:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">dstapic</span><span class="f">;</span>
<a name="120" /><span class="True">     120:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">dstirq</span><span class="f">;</span>
<a name="121" /><span class="True">     121:</span> <span class="f">}</span><span class="f">;</span>
<a name="122" /><span class="True">     122:</span> 
<a name="123" /><span class="True">     123:</span> <span class="m">enum</span> <span class="b">mp_irq_source_types</span> <span class="f">{</span>
<a name="124" /><span class="True">     124:</span>     <span class="b">mp_INT</span> <span class="f">=</span> <span class="c">0</span><span class="f">,</span>
<a name="125" /><span class="True">     125:</span>     <span class="b">mp_NMI</span> <span class="f">=</span> <span class="c">1</span><span class="f">,</span>
<a name="126" /><span class="True">     126:</span>     <span class="b">mp_SMI</span> <span class="f">=</span> <span class="c">2</span><span class="f">,</span>
<a name="127" /><span class="True">     127:</span>     <span class="b">mp_ExtINT</span> <span class="f">=</span> <span class="c">3</span>
<a name="128" /><span class="True">     128:</span> <span class="f">}</span><span class="f">;</span>
<a name="129" /><span class="True">     129:</span> 
<a name="130" /><span class="True">     130:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBfSVJRRElSX0RFRkFVTFRfMA__"><span class="b">MP_IRQDIR_DEFAULT</span></a>    <span class="c">0</span>
<a name="131" /><span class="True">     131:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBfSVJRRElSX0hJR0hfMA__"><span class="b">MP_IRQDIR_HIGH</span></a>        <span class="c">1</span>
<a name="132" /><span class="True">     132:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBfSVJRRElSX0xPV18w"><span class="b">MP_IRQDIR_LOW</span></a>        <span class="c">3</span>
<a name="133" /><span class="True">     133:</span> 
<a name="134" /><span class="True">     134:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBfQVBJQ19BTExfMA__"><span class="b">MP_APIC_ALL</span></a>    <span class="c">0xFF</span>
<a name="135" /><span class="True">     135:</span> 
<a name="136" /><span class="True">     136:</span> <span class="m">struct</span> <span class="b">mpc_lintsrc</span> <span class="f">{</span>
<a name="137" /><span class="True">     137:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">type</span><span class="f">;</span>
<a name="138" /><span class="True">     138:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">irqtype</span><span class="f">;</span>
<a name="139" /><span class="True">     139:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">irqflag</span><span class="f">;</span>
<a name="140" /><span class="True">     140:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">srcbusid</span><span class="f">;</span>
<a name="141" /><span class="True">     141:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">srcbusirq</span><span class="f">;</span>
<a name="142" /><span class="True">     142:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">destapic</span><span class="f">;</span>
<a name="143" /><span class="True">     143:</span>     <span class="m">unsigned</span> <span class="m">char</span> <span class="b">destapiclint</span><span class="f">;</span>
<a name="144" /><span class="True">     144:</span> <span class="f">}</span><span class="f">;</span>
<a name="145" /><span class="True">     145:</span> 
<a name="146" /><span class="True">     146:</span> <span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros_noref.html#_TVBDX09FTV9TSUdOQVRVUkVfMA__"><span class="b">MPC_OEM_SIGNATURE</span></a> <span class="e">&quot;_OEM&quot;</span>
<a name="147" /><span class="True">     147:</span> 
<a name="148" /><span class="True">     148:</span> <span class="m">struct</span> <span class="b">mpc_oemtable</span> <span class="f">{</span>
<a name="149" /><span class="True">     149:</span>     <span class="m">char</span> <span class="b">signature</span><span class="f">[</span><span class="c">4</span><span class="f">]</span><span class="f">;</span>
<a name="150" /><span class="True">     150:</span>     <span class="m">unsigned</span> <span class="m">short</span> <span class="b">length</span><span class="f">;</span>        <span class="k">/* Size of table */</span>
<a name="151" /><span class="True">     151:</span>     <span class="m">char</span>  <span class="b">rev</span><span class="f">;</span>            <span class="k">/* 0x01 */</span>
<a name="152" /><span class="True">     152:</span>     <span class="m">char</span>  <span class="b">checksum</span><span class="f">;</span>
<a name="153" /><span class="True">     153:</span>     <span class="m">char</span>  <span class="b">mpc</span><span class="f">[</span><span class="c">8</span><span class="f">]</span><span class="f">;</span>
<a name="154" /><span class="True">     154:</span> <span class="f">}</span><span class="f">;</span>
<a name="155" /><span class="True">     155:</span> 
<a name="156" /><span class="True">     156:</span> <span class="k">/*</span>
<a name="157" /><span class="True">     157:</span> <span class="k"> *    Default configurations</span>
<a name="158" /><span class="True">     158:</span> <span class="k"> *</span>
<a name="159" /><span class="True">     159:</span> <span class="k"> *    1    2 CPU ISA 82489DX</span>
<a name="160" /><span class="True">     160:</span> <span class="k"> *    2    2 CPU EISA 82489DX neither IRQ 0 timer nor IRQ 13 DMA chaining</span>
<a name="161" /><span class="True">     161:</span> <span class="k"> *    3    2 CPU EISA 82489DX</span>
<a name="162" /><span class="True">     162:</span> <span class="k"> *    4    2 CPU MCA 82489DX</span>
<a name="163" /><span class="True">     163:</span> <span class="k"> *    5    2 CPU ISA+PCI</span>
<a name="164" /><span class="True">     164:</span> <span class="k"> *    6    2 CPU EISA+PCI</span>
<a name="165" /><span class="True">     165:</span> <span class="k"> *    7    2 CPU MCA+PCI</span>
<a name="166" /><span class="True">     166:</span> <span class="k"> */</span>
<a name="167" /><span class="True">     167:</span> 
<a name="168" /><span class="True">     168:</span> <span class="m">enum</span> <span class="b">mp_bustype</span> <span class="f">{</span>
<a name="169" /><span class="True">     169:</span>     <span class="b">MP_BUS_ISA</span> <span class="f">=</span> <span class="c">1</span><span class="f">,</span>
<a name="170" /><span class="True">     170:</span>     <span class="b">MP_BUS_EISA</span><span class="f">,</span>
<a name="171" /><span class="True">     171:</span>     <span class="b">MP_BUS_PCI</span><span class="f">,</span>
<a name="172" /><span class="True">     172:</span> <span class="f">}</span><span class="f">;</span>
<a name="173" /><span class="True">     173:</span> <span class="f">#</span><span class="n">endif</span> <span class="k">/* _ASM_X86_MPSPEC_DEF_H */</span>
<a name="174" /><span class="True">     174:</span> </pre>
  </body>
</html>
